

ABSTRACT

A memory system having power backup having memory circuits that may be set to a low power mode by means of volatile control registers, disconnects the memory circuits from the battery when low voltage conditions are detected so as to prevent reversion of the memory circuits to high current consumption modes such as would drain batteries after replacement.

2005-11-03 14:00:00

5488539-1.DOC

440003:97770